TOSHIBA SILICON GATE CMOS

target spec

262,144WORDS x 8BITS MULTIPORT DRAM

DESCRIPTION

The TC528267 is a 2M bit CMOS multiport memory equipped with a 262,144-words by 8-bits dynamic random access memory (RAM) port and a 512-words by 8-bits static serial access memory (SAM) port. The TC528267 supports three types of operations; Random access to and from the RAM port, high speed serial access to and from the SAM port and bidirectional transfer of data between any selected row in the RAM and the SAM. To realize a high performance graphic frame buffer system the TC528267 features various special operations such as the write - per - bit, the pipelined page mode, the block write and flash write function on the RAM port and the read and masked write transfer operations between the RAM and the SAM port. In addition, the TC528267 is fabricated using Toshiba's CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.

FEATURES

- Single power supply of 5 V \pm 10% with a built-in V_{BB} generator
- All inputs and outputs : TTL Compatible
- Organization
 - RAM Port : 262,144wordsX8bits SAM Port : 512wordsX8bits
- RAM Port

Extended Fast Page Mode, Read - Modify -Write, Pipelined Fast Page Mode, CAS before RAS Auto Refresh, Hidden Refresh, RAS only Refresh, Write per Bit (New/Old Mask Mode), Masked Flash Write (New/Old Mask Mode), Block Write, Masked Block Write (New/Old Mask Mode), Load Mask Register/Color Register Cycle, 512 refresh cycles / 8ms

SAM Port

Serial Read / Write Capability Addressable TAP Capability Stop Address (Binary Boundary) Capability Fully Static Register, SIngle Register/Split Register Mode Capability

- RAM SAM Bidirectional Transfer Read / Real Time Read Transfer Masked Write Transfer Split Read / Masked Split Write Transfer
- Package

TC528267J	: SOJ40-P-400
TC528267FT	: TSOP44-P-400B
TC528267TR	: TSOP44-P-400C

KEY PARAMETERS

ITEM			
			<u> </u>
t _{RAC}	RAS Access Time (Max.)	70ns	80ns
¹ CAC	CAS Access Time (Max.)	20ns	20ns
t _{AA}	Column Address Access Time (Max.)	35ns	40ns
t _{RC}	Cycle Time (Min.)	130ns	150ns
t _{PC}	Page Mode Cycle Time (Min.)	35ns	40ns
t _{SCA}	Serial Access Time (Max.)	20ns	25ns
t _{scc}	Serial Cycle time (Min.)	25ns	30ns
t _{racp}	t _{RAC} in Pipelined Fast Page	90ns	95ns
t _{CAC1}	t _{CAC} in Pipelined Fast Page	20ns	20ns
t _{PCP}	Pipelined Fast Page Mode Cycle Time	30ns	30ns
I _{CC1}	RAM Operating Current (SAM : Standby)	100mA	85mA
I _{CC2A}	SAM Operating Current (RAM : Standby)	60mA	50mA
I _{CC2}	Standby Current	10mA	10mA

PIN NAME

A0~A8	Address inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
DT/OE	Data Transfer/Output Enable
WB/WE	Write per Bit/Write Enable
DSF1 DSF2	Special Function Control
W1/IO1~W8/IO8	Write Mask/Data IN OUT
SC	Serial Clock
SE	Serial Enable
SIO1~SIO8	Serial Input/Output
QSF	Special Flag Output
V _{CC} /V _{SS}	Power (5V)/Ground
N.C.	No Connection


PIN CONNECTION (TOP VIEW)

		-			
TC528	32671	TC5282	67FT	TC5282	67TR
0		101			
v _{cc} 1[]i	40 2 V55 1	V _α 1 [] ĭ	44 D V551	V551 🖬 🗛	1 1 V _α 1
SC [] 2	39 🗍 SKO8	sc [] 2	43 🛛 SIOB	SIO8 🛛 43	2 🛛 SC
SIO1 🛛 3	38 3807	SIQ1 🛛 3	42 SKO7	5107 42	3 1 5101
SIO2 🗒 4	37 3106	SIO2 🚺 4	41 🕽 SIO6	5106 41	4 3 SIO2
SIO3 🚺 S	36 3105	SIO3 🚺 S	40 🛛 SIOS	SHO5 40	s [] SIO3
5104 🗍 6	35]] 36	SIO4 🚺 6	39 🗍 🐨	SE 🛛 39	6 5104
DT/OE 7	34 🗍 W8/108	ot/de 🚺 🤈	38 W8AO8		7 DOTIOE
₩1/Ю1 [8	33 W7/Ю7	W1/IO1 [🕷	37 W7/07	W7/107 0 37	B W1/01
W2/102 🛛 9	32 W6/106	W2/IO2 🛛 9	36 W6106	W6/106 0 36	9 W2/02
W3/IO3 🛛 10	31 31 31 31 31	W3/IO3 [10	35 WSNOS	W5/105 1 35	10 W3/10
W4/IO4 🛛 11	30 🗍 V552		Γ	1	T T
V554 🖸 12	29 D DSF1	W4404 1 13	32 🛛 V.,2	V352 1 32	
WO/WE 113	28 DSF2				13 [] W41
RAS 1 14	27 5 245			DSF1 [31	14 V554
A8 [] 15	26 055	WB/WE [] 15	30 05F2	DSF2 [30	15 🛛 W8/
	25 [] A0	RAS [16	29] CAS		16 RAS
		A8 [] 17	28] QSF	QSF 🚺 28	17 A8
A6 [] 17	24 0 41	A7 🚺 18	27 🛛 🗛	AQ 🚺 27	18] 47
A5 [] 18	23] A2	A6 [] 19	26 🗍 A1	A1 🚺 26	19 🛛 🗚
A4 [] 19	22 [^3	A5 🚺 20	25 🗍 A2	A2 0 25	20 5 AS
Vcc2 4 20	21 V553	21] عم	24 🗍 A3	A3 0 24	21 5 44
L		Vcc2 [22	23 V553	V553 23	22 j v _{ec} 2

TOSHIBA CORPORATION

_ _ _ _

···· -- · ____ ·-



SYMBOL ITEM RATING UNIT NOTE $V_{\rm IN}, V_{\rm OUT}$ Input Output Voltage -1.0~7.0 v 1 V_{CC} Power Supply Voltage — I .0~7.0 v 1 TOPR Operating Temperature 0~70 °C 1 T_{STG} Storage Temperature - 55-150 °C 1 TSOLDER Soldering Temperature • Time 260•10 °C•sec 1 P_{D} **Power Dissipation** 1 w 1 lout Short Circuit Output Current 50 mΑ 1

ABSOLUTE MAXIMUM RATINGS

RECOMMENDED D.C. OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
v _{cc}	Power Supply Voltage	4.5	5.0	5.5	v	2
V _{IH}	Input High Voltage	2.4	_	6.5	v	2
V _{IL}	Input Low Voltage	- 1.0		0.8	v	2

+: -1V 20ns Pulse width

CAPACITANCE ($V_{CC} = 5V$, f = 1MHz, Ta = 25°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _I	Input Capacitance	_	7	
C _{IO}	Input/Output Capacitance	_	9	-E
Co	Output Capacitance (QSF)		9	- pF

Note: This parameter is periodically sampled and is not 100% tested.

ITEM (RAM PORT)	SAM PORT	SYMBOL	-	70	-	80	UNIT	NOTE
	SAMTORI	STRIBUL	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
OPERATING CURRENT	Standby	I _{CC1}		100	_	90		3, 4, 5
$t_{RC} = t_{RC} \min.$	Active	I _{CCIA}	_	160		140		3, 4, 5
STANDBY CURRENT RAS, CAS = V _{IH}	Standby	I _{CC2}	_	10	-	10		
	Active	I _{CC2A}		65	_	55	1	3, 4, 5
RAS ONLY REFRESH CURRENT / RAS Cycling, CAS = VIII)	Standby	I _{CC3}		100		90		3, 4
$\left(t_{RC} = t_{RC} \min \right)$	Active	I _{CC3A}	_	160	_	140	1	3, 4, 5
PAGE MODE CURRENT $\sqrt{RAS} = V_{IL}$, \overline{CAS} Cycling	Standby	I _{CC4}	_	90	—	80		3, 4, 5
$\begin{pmatrix} t_{PC} = t_{PC} \min. \end{pmatrix}$	Active	I _{CC4A}	_	150	_	130	1	3, 4, 5
CAS BEFORE RAS REFRESH CURRENT	Standby	I _{CC5}	—	100	_	90	mA	3, 4, 5
$\left(t_{RC} = t_{RC} \min \right)$	Active	I _{CCSA}	-	160	—	140		3, 4, 5
DATA TRANSFER CURRENT	Standby	I _{CC6}	_	135		125	1	3, 4, 5
$\left(t_{RC} = t_{RC} \min.\right)$	Active	I _{CC6A}	_	195	—	175		3, 4, 5
FLASH WRITE CURRENT	Standby	I _{CC7}	—	100	-	90	1	3, 4, 5
$\begin{pmatrix} t_{RC} = t_{RC} \min. \end{pmatrix}$	Active	I _{CC7A}	_	160	-	140		3, 4, 5
BLOCK WRITE CURRENT	Standby	I _{CC8}	-	110	-	100	1	3, 4, 5
$\begin{pmatrix} t_{RC} = t_{RC} \min. \end{pmatrix}$	Active	I _{CC8A}	_	170	-	150	1	3, 4, 5

D.C. ELECTRICAL CHARACTERISTICS (V_{CC} = 5V \pm 10%, Ta = 0~70°C)

ITEM	SYMBOL	MIN.	МАХ	UNIT	NOTE
INPUT LEAKAGE CURRENT $0V \le V_{IN} \le 6.5V$, All other pins not under test=0V	I _{I(L)}	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT 0V ≤ V _{OUT} ≤ 5.5V, OutputDisable	I _{O(L)}	10	10	μΑ	
OUTPUT "H" LEVEL VOLTAGE I _{OUT} = - 1mA	V _{OH}	2.4	-	v	
OUTPUT "L" LEVEL VOLTAGE I _{OUT} = 2.1mA	V _{OL}		0.4	v	

TOSHIBA CORPORATION

-70 -80 SYMBOL PARAMETER UNIT NOTE MIN. MAX. MIN. MAX. Random Read or Write Cycle Time 130 150 lRC Read-Modify-Write Cycle Time 180 t_{RMW} 200 Fast Page Mode Cycle Time lpc. 35 40 Fast Page Mode Read-Modify-Write CycleTime 90 90 ^lprmw Access Time from RAS 70 80 9,15 IRAC Access Time from Column Address 35 40 9, 15 ^IAA Access Time from CAS ^LCAC 20 20 9, 16 Access Time from CAS Precharge 35 40 9,16 ^LCPA CAS to Output in Low-Z 0 0 ^tCLZ OE to Output in Low-Z 0 0 ^LOELZ Output Buffer Turn-Off Delay 0 0 15 15 LOFF 11, 17 Transition Time (Rise and Fall) 3 50 3 50 8 tτ RAS Precharge Time 50 60 t_{RP} **RAS** Pulse Width 70 80 10000 10000 IRAS RAS Pulse Width (Fast Page Mode Only) 70 100000 80 100000 I_{FASP} RAS Hold Time 20 20 l_{RSH} CAS Hold Time ^LCSH 70 80 CAS Pulse Width 15 10000 20 10000 ^LCAS RAS to CAS Delay Time 20 50 20 15 60 t_{RCD} RAS to Column Address Delay Time 15 35 15 40 RAD 15 Column Address to RAS Lead Time t_{RAL} 35 40 CAS to RAS Precharge Time 5 5 ^LCRP CAS Precharge Time 10 10 L CPN ns CAS Precharge Time (Fast Page Mode) 10 10 ţср Row Address Set-Up Time 0 t_{ASR} 0 Row Address Hold Time 10 t_{rah} 10 Column Address Set-Up Time 0 0 ^tASC Column Address Hold Time 12 15 ICAH Read Command Set-Up Time 0 0 t_{RCS} Read Command Hold Time 0 0 12 RCH Read Command Hold Time referenced to RAS 0 t_{RRH} 0 12 Write Command Hold Time 10 15 WCH Write Command Pulse Width 10 10 WP Write Command Pulse Width 10 15 IWPZ 11 Write Command Output Buffer Turn-Off Delay 10 ^twez 15 11 Write Command to RAS Lead Time 20 20 t_{RWL} Write Command to CAS Lead Time 15 20 ^LCWL Data Set-Up Time 0 0 13 t_{DS} Data Hold Time 12 15 t_{DH} 13 Write Command Set-Up Time 1_{WCS} 0 0 14 RAS to WE Delay Time 95 105 14 IRWD Column Address to WE Delay Time 60 65 14 LAWD CAS to WE Delay Time 45 45 14 1CWD CAS Hold Time referenced to OE ^цсон 5 5 RAS to SC boundary - reset Time 30 30 t_{res}

ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, Ta = 0~70°C)(Notes: 6, 7, 8)

6/62

- -----

SYMBOL			/0	-1	30	UNIT	NOT
		MIN.	MAX	MIN.	MAX.		
^t DZC	Data to CAS Delay Time	0		0			
^t DZO	Data to OE Delay Time	0		0			
^L OEA	Access Time from OE		20		20		9
toez	Output Buffer Turn-off Delay from OE		15		15		11
^L OED	OE to Data Delay Time	15		15			
^L OEH	OE Command Hold Time	15		15		ns	-
LODS	Output Disable Set up time	0		0			
IROH	RAS Hold Time referenced to OE	15		15			
^L CSR	CAS Set-Up Time for CAS Before RAS Cycle	5		5			
4CHR	CAS Hold Time for CAS Before RAS Cycle	10		15			
IRPC	RAS Precharge to CAS Active Time	0		0			
IREF	Refresh Period		8		8	ms	<u> </u>
twsR	WB Set-Up Time	0		0			
tRWH	WB Hold Time	10		15			
tFSR	DSF Set-Up Time referenced to RAS	0		0			<u> </u>
t _{RFH}	DSF Hold Time referenced to RAS(1)	10		15			<u> </u>
1 _{FSC}	DSF Set-Up Time referenced to CAS	0		0			
¹ СFH	DSF Hold Time referenced to CAS	12		15			
t _{MS}	Write-Per-Bit Mask Data Set-Up Time	0		0			
^t мн	Write-Per-Bit Mask Data Hold Time	10		15			
t _{THS}	DT High Set-Up Time	0		0			<u> </u>
итнн	DT High Hold Time	10		15		+	
[†] TLS	DT Low Set-Up Time	0		0	<u> </u>		<u> </u>
t _{TLH}	DT Low Hold Time	10	10000	15	10000		
^I RTH	DT Low Hold Time referenced to RAS (Real Time Read Transfer)	60	10000	65	10000		
t _{ATH}	DT Low Hold Time referenced to Column Address (Real Time Read Transfer)	25		25		ns	
Чстн	DT Low Hold Time referenced to CAS (Real Time Read Transfer)	20		20		1	
t _{TRP}	DT to RAS Precharge Time	50		60]	
t _{TP}	DT Precharge Time	15		15		1	
t _{RSD}	RAS to First SC Delay Time (Read Transfer)	70		80		1	
t _{ASD}	Column Address to First SC Delay Time (Read Transfer)	35		40			
^t CSD	CAS to First SC Delay Time (Read Transfer)	20		20		1	
t _{TSL}	Last SC to DT Lead Time (Real Time Read Transfer)	5		5		1	
t _{TSD}	DT to First SC Delay Time (Read Transfer)	10		15		1	
1 _{SRS}	Last SC to RAS Set-Up Time (Serial Input)	25		30		1	
t _{SRD}	RAS to First SC Delay Time (Serial Input)	20		25		1	
t _{SDD}	RAS to Serial Input Delay Time	45		50		1	<u> </u>

_

TOSHIBA CORPORATION

_


SYMBOL	PARAMETER	-	70	-	80	IDUT	NOT
		MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
tscc	SC Cycle Time	25		30			
t _{SC}	SC Pulse Width (SC High Time)	10		10			
tSCP	SC Precharge Time (SC Low Time)	5		10		1	
^t SCA	Access Time from SC		20		25	1	10
t _{SOH}	Serial Output Hold Time from SC	5		5		1	
t _{SDS}	Serial Input Set-Up Time	0		0		1	
t _{SDH}	Serial Input Hold Time	10		15		1	
ISEA	Access Time from SE		20		25		10
ISE	SE Pulse Width	20		25		1	
1 _{SEP}	SE Precharge Time	20		25		1	
1 _{SEZ}	Serial Output Buffer Turn-off Delay from SE		15		20	ĺ	11
lSZE	Serial to SE Delay Time	0		0			<u> </u>
t _{SZS}	Serial Input to First SC Delay Time	0		0	·	1	
L _{SWS}	Serial Write Enable Set-Up Time	0		0		1	
l _{SWH}	Serial Write Enable Hold Time	10		15			
t _{SW1S}	Serial Write Disable Set-Up Time	0		0			<u> </u>
t _{SWIH}	Serial Write Disable Hold Time	10	·	10		1	
t _{STS}	Split Transfer Set-Up Time	25		30		1	
t _{STH}	Split Transfer Hold Time	25		30	·	1	
ISAAT	Split Transfer SC Set-Up Time from RAS	45		55		ns	
ISAA	Split Transfer SC Hold Time from RAS	0		0	_	1	<u> </u>
t _{SQD}	SC-QSF Delay Time	1	20		25	1	
t _{TQD}	DT-QSF Delay Time		20		25	1	\vdash
4CQD	CAS-QSF Delay Time		20		25	1	<u> </u>
t _{RQD}	RAS-QSF Delay Time		70		80	1	
t _{RCDP}	RAS to CAS Delay Time (Pipeline mode)	20	40	20	45	1	
4CSHP	CAS Hold Time (Pipeline mode)	50		55		1	<u> </u>
IRACP	Access Time from RAS (Pipeline mode)		90		95	1	
ICAC1	Access Time from CAS (1) (Pipeline mode)		20		20		10
ICAC2	Access Time From CAS (2) (Pipeline mode)		50		50		10
^L CASP	CAS Pulse Width (Pipeline mode)	10	·	10		1	
¹ СРР	CAS Precharge Time Pipeline mode)	10		10			<u> </u>
l _{PCP}	Fast Page Mode Cycle Time (Pipeline mode)	30		30		1	
t _{RSH1}	RAS Hold Time (1) (Pipeline mode)	20		20		1	-
t _{RSH2}	RAS Hold Time (2) (Pipeline mode)	50		50		1	
1CWLP	Write Command to CAS lead Time (Pipeline mode)	10		10		1	
^t CWP	WE to CAS Delay Time (Pipeline mode)	30		30	 	1	<u> </u>
LOFFP	Outoff Buffer Tum-off Delay from RAS (Pipeline mode)	0	15	0	15	1	11, 17
	RAM Output Reference Level	<u> </u>		2.0V/0	8V	• 	
	SAM Output Reference Level	+		2.0V/0			
	RAM Output Load			1 TTL and			
	SAM Output Load	1		1 TTL and	30PF		

NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltage are referenced to V_{SS}.
- 3. These parameters depend on cycle rate.
- 4. These parameters depend on output loading. Specified values are obtained with the output open.
- Address can be changed once or less while RAS=V_{IL}. In case of I_{CC4}, it can be changed once or less during a fast page mode cycle (t_{PC}).
- An initial pause of 200 µs is required after power-up followed by any 8 CAS before RAS initialisation cycles before proper device operation is achieved.
- 7. AC measurements assume $t_T = 5ns$.
- V_{IH (min.)} and V_{IL (max.)} are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 9. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF. D_{OUT} reference levels : $V_{OH} / V_{OL} = 2.0V / 0.8V$.
- SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
 D_{OUT} reference levels : V_{OH} / V_{OL} = 2.0V / 0.8V.
- 11. t_{OFF (max.)}, t_{OEZ (max.)}, t_{OFFP (max.)}, t_{WPZ (max.)}, t_{WEZ (max.)}, and t_{SEZ (max.)} define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- These parameters are referenced to CAS leading edge of early write cycles and to WB / WE leading edge in OE-controlled-write cycle and read-modify-write cycles.
- 14. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycles and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t_{RWD} ≥ t_{RWD} (min.), t_{CWD} ≥ t_{CWD} (min.) and t_{AWD} ≥ t_{AWD} (min.) the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell : If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. Operation within the $t_{RCD (max.)}$ limit insures that $t_{RAC (max.)}$ can be met. $t_{RCD (max.)}$ is specified as a reference point only : If t_{RCD} is greater than the specified $t_{RCD (max.)}$ limit, then access time is controlled by t_{CAC} .
- 16. Operation within the t_{RAD (max.)} limit insures that t_{RAC (max.)} can be met. t_{RAD (max.)} is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD (max.)} limit, then access time is controlled by t_{AA}.
- 17. t_{OFF}, t_{OFFP} timing is specified from either RAS or CAS rising edge, whichever occurs last.


TIMING WAVEFORM

READ CYCLE



TOSHIBA CORPORATION

10/62



Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit


WM1 data

```
0: Write Disable
1: Write Enable
```

Don't care

: '1' or '0'

11/62



WRITE CYCLE (OE CONTROLLED WRITE)

"H" or "L"


Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit
WM1 data	0: Write Disable		

WM1 data

```
1: Write Enable
: '1' or '0'
```

Don't care

READ-MODIFY-WRITE CYCLE




Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit
WM1 data	0: Write Disable		

ata 0: Write Disable 1: Write Enable

Don't care



13/62




EXTENDED FAST PAGE MODE READ CYCLE

""H" or "L"



14/62



EXTENDED FAST PAGE MODE WRITE CYCLE (EARLY WRITE)

: "H" or "L"

Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit

WM1 data


0: Write Disable

Don't care

```
1: Write Enable
```

: **`1' or `0'**

15/62




EXTENDED FAST PAGE MODE READ-MODIFY-WRITE CYCLE

Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit
WM1 data	0: Write Disable 1: Write Enable		L

: '1' or '0'

Don't care




Mask Mode	*1
New Mask Mode	WM1 data
Old Mask Mode	Don't care
WM1 data	0: Flash Write Disable 1: Flash Write Enable
Don't care	: '0' or '1'

17/62


TOSHIBA CORPORATION

BLOCK WRITE CYCLE (EARLY WRITE)




WM1 data Don't care 0: Write Disable 1: Write Enable : '0' or '1'

BLOCK WRITE CYCLE (DELAYED WRITE)



19/62



FAST PAGE MODE BLOCK WRITE CYCLE

Mask Mode	*1	*2
No Mask Mode	1	Don't care
New Mask Mode	0	WM1 data
Old Mask Mode	0	Don't care
WM1 data	0: Write I	Disable

1: Write Enable


: '0' or '1'

***3 COLUMN SELECT**

$W_{2/102}$ - Column 1 (A _{1C} =0, A _{0C} =1) W_{3/103} - Column 2 (A _{1C} =1, A _{0C} =0)	=0 : Disable
W4/IO4 - Column 3 (A1C=1, A0C=1	-1. Ellable


WM1 data

Don't care




RAS ONLY REFRESH CYCLE


HIDDEN REFRESH CYCLE



CBR AUTO REFRESH CYCLE




Note: A0-A8 = Don't Care ("H" or "L")




CBR AUTO REFRESH & STOP REGISTER SET CYCLE

:"H" or "L"




CBR AUTO REFRESH & RESET CYCLE



LOAD MASK/COLOR REGISTER CYCLE


*1	*2	Function
0	Mask data	Load Mask Register Cycle
1	Color data	Load Color Register Cycle



READ MASK/COLOR REGISTER CYCLE

*1	*2	Function
0	Mask data	Read Mask Register Cycle
1	Color data	Read Color Register Cycle


PIPELINED FAST PAGE READ CYCLE



: "H" or "L"

TOSHIBA CORPORATION

PIPELINED FAST PAGE WRITE CYCLE




: "H" or "L"

Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit
WM1 data	0: Write Disable	· · · · · · · · · · · · · · · · · · ·	

WM1 data

Don't care

1: Write Enable : '1' or '0'



PIPELINED FAST PAGE READ-WRITE CYCLE


: "H" or "L"

Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit
WM1 data	0: Write Disable	<u>_</u>	L

WM1 data

Don't care

1: Write Enable : '1' or '0'




PIPELINED FAST PAGE WRITE-READ CYCLE

: "H" or "L"

Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit
WM1 data	0: Write Disable		

Don't care

1: Write Enable : '1' or '0'




PIPELINED FAST PAGE WRITE-BLOCK WRITE CYCLE

: "H" or "L"

Mask Mode	*1	*2	Cycle
No Mask Mode	1	Don't care	Normal Write
New Mask Mode	0	WM1 data	Write per Bit
Old Mask Mode	0	Don't care	Write per Bit
WM1 data	0: Write Disable		L


1: Write Enable : '1' or '0'

Don't care






TOSHIBA CORPORATION




REAL TIME READ TRANSFER CYCLE

SPLIT READ TRANSFER CYCLE



TOSHIBA CORPORATION


35/62



MASKED WRITE TRANSFER CYCLE

Mask Mode	*1
New Mask Mode	WM1 data
Old Mask Mode	Don't care
WM1 data	0: Transfer Disable 1: Transfer Enable
Don't care	: '0' or '1'

36/62




MASKED WRITE TRANSFER CYCLE (Previous Transfer is Read Transfer Cycle)

Mask Mode	*1
New Mask Mode	WM1 data
Old Mask Mode	Don't care
WM1 data	0: Transfer Disable 1: Transfer Enable
Don't care	: '0' or '1'

37/62

TC528267

MASKED SPLIT WRITE TRANSFER CYCLE




"H" or "L"


Mask Mode	*1
New Mask Mode	WM1 data
Old Mask Mode	Don't care
WM1 data	0: Transfer Disable
Don't care	1: Transfer Enable : '0' or '1'

38/62

SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)




SERIAL READ CYCLE (SE Controlled Outputs)




TC528267

SERIAL WRITE CYCLE ($\overline{SE} = V_{IL}$)



SERIAL WRITE CYCLE (SE Controlled Inputs)



: "H" or "L"

PIN FUNCTION

ADDRESS INPUTS : A₀~A₈

The 18 address bits are required to decode 8 bits of the 2,097,152 cell locations within the dynamic RAM memory array and they are multiplexed onto 9 address input pins ($A_0 \sim A_8$). Nine row address bits are latched on the falling edge of the row address strobe (\overline{RAS}) and the following nine column address bits are latched on the falling edge of the column address strobe (\overline{CAS}).

ROW ADDRESS STROBE : RAS

A random access cycle or a data transfer cycle begins at the falling edge of \overline{RAS} . \overline{RAS} is the control input that latches the row address bits and the states of \overline{CAS} , $\overline{DT/OE}$, $\overline{WB/WE}$, DSF1 and DSF2 to invoke the various random access and data transfer operating modes shown in Table 1. \overline{RAS} has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. The RAM port is placed in standby mode when the \overline{RAS} control is held "high".

COLUMN ADDRESS STROBE : CAS

 \overline{CAS} is the control input that latches the column address bits which are also used for the tap address during the transfer operations. The state of the special function input DSF1 is read at the \overline{CAS} falling edge to select the block write mode or load register functions in conjunction with the \overline{RAS} control. \overline{CAS} before \overline{RAS} refresh operations are selected if the signal is "low" at the \overline{RAS} falling edge.

DATA TRANSFER/OUTPUT ENABLE : DT/OE

The $\overline{\text{DT}/\text{OE}}$ input is a multifunction pin. When $\overline{\text{DT}/\text{OE}}$ is "high" at the falling edge of $\overline{\text{RAS}}$, RAM port operations are performed and $\overline{\text{DT}/\text{OE}}$ is used as an output enable control. If it is "low", a data transfer operation is activated between the RAM and the SAM.

WRITE PER BIT/WRITE ENABLE : WB/WE

The $\overline{WB}/\overline{WE}$ input is also a multifunction pin. When the signal is "high" at the falling edge of \overline{RAS} , during the RAM port operations, it is used to write data into the memory array in the same manner as a standard DRAM. If the signal is "low" at the \overline{RAS} falling edge, the write-per-bit function is enabled. The $\overline{WB}/\overline{WE}$ input also determines the direction of data transfer between the RAM array and the SAM.

WRITE MASK DATA/DATA INPUT AND OUTPUT: W1 /IO1~W8/IO8

Data is written into the RAM through $W_1/IO_1 \sim W_8/IO_8$ pins during a write cycle. The input data is latched at the falling edge of either CAS or WB/WE, whichever occurs late. In a read cycle data is read out of the RAM on the W_i / IO_i pins after the specified access times from RAS, CAS, DT/OE and column address. The 4 least bits are also used as the column address mask during a block write cycle.

When the write-per-bit function is enabled, the mask data on the W_i/IO_i pins is latched into the write mask register at the falling edge of RAS. In a load mask and color register cycles, the data on the W_i/IO_i pins is stored into the write mask register and the color register respectively.

SERIAL CLOCK : SC

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. The serial clock SC also increments the 9-bits serial pointer which is used to select the SAM address. The SC pin must be held at a constant V_{IH} or V_{IL} level during read and masked write transfer operations and should not be clocked while the SAM is in standby mode to prevent the SAM pointer from being incremented.

SERIAL ENABLE : SE

The \overline{SE} input is used to enable serial access operation. In a serial read cycle, \overline{SE} is used as an output control. In a serial write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is "high", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.

SPECIAL FUNCTION CONTROL INPUT: DSF1, DSF2

DSF1 is latched at the falling edge of \overline{RAS} and \overline{CAS} to select the various TC528267 operations. If the signal is kept "low", the basical functions featured in conventional multi-port DRAM are enabled. To use the block write, the flash write and the load register functions or the split transfer operations, the DSF1 signal needs to be controlled as shown in Table 1.

When the DSF2 signal is "high" at the falling edge of \overline{RAS} , pipelined page mode operations are enabled. The pipeline mode is supported with the read, write and block write functions.

SPECIAL FUNCTION OUTPUT: QSF

QSF is an output signal which, during split register mode, indicates which half of the split SAM is being accessed. QSF "low" indicates that the lower split SAM (Bit 0-255) is being accessed and QSF "high" indicates that the upper split SAM (Bit 256-511) is being accessed. QSF is monitored so that after it toggles and after allowing for a delay of t_{STS}, split read/write transfer operation can be performed on the non-active split SAM.

SERIAL INPUT/OUTPUT : SIO1~SIO8

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read or masked write transfer cycle. After a read cycle, the SI/Oi pin is in the output mode. When a masked write transfer cycle is performed, the SI/Oi is switched from output mode to input mode,

OPERATION MODE

The RAM port and data transfer operating of the TG528267 are determined by the state of \overline{CAS} , $\overline{DT}/\overline{OE}$, \overline{WB}/WE , DSF1 and DSF2 at the falling edge of \overline{RAS} and by the state of DSF1 at the falling edge of \overline{CAS} . The Table 1 shows the functional truth table for a listing of all available RAM port and transfer operations.

TC528267

	-							
	RAS					Mnemonic Code	Function	
CAS	DT/OE	WB/WE	DSF1	DSF2	DSF1	Milemonie Code	Function	
0	*	*	0	*	-	CBR	CBR Auto Refresh & Option Reset ^{1), 2)}	
0	*	0	1	*	-	CBRS	CBR Auto Refresh & Stop Register ²⁾	
0	*	1	1	*	-	CBRN	CBR Auto Refresh	
1	0	0	0	*	*	MWT	Write Transer (New/Old Mask) ¹⁾	
1	0	0	1	*	*	MSWT	Split Write Transfer (New/Old Mask) ¹⁾	
1	0	1	0	*	*	RT	Read Transfer	
1	0	1	1	*	*	SRT	Split Read Transfer	
1	1	0	0	0	0	RWM	Read Write (New/Old Mask) ¹⁾	
1	1	0	0	0	1	BWM	Block Write (New/Old Mask) ¹⁾	
1	1	0	1	*	*	FWM	Flash Write (New/Old Mask) ¹⁾	
1	1	1	0	0	0	RW	Read Write with Extended Fast Page Mode (No Mask)	
1	1	1	0	0	1	BW	Block Write (No Mask)	
1	1	0	0	1	0	RWM(P)	PFP ³⁾ Read Write (New/Old Mask) ¹⁾	
1	1	0	0	1	1	BWM(P)	PFP ³⁾ Block Write (New/Old Mask) ¹⁾	
1	1	1	0	1	0	RW(P)	PFP ³⁾ Read Write (No Mask)	
1	1	1	0	1	1	BW(P)	PFP ³⁾ Block Write (No Mask)	
1	1	1	1	*	0	LMR	Load (Old) Mask Register ¹⁾	
1	1	1	1	*	1	LCR	Load Color Register	

Table 1. Functional Truth Table

Note : * =0 or 1, - = Not applicable

- After LMR operation, MWT, MSWT, RWM, BWM, FWM, RWM (P), BWM (P) use old mask. CBR operation resets the old mask mode to new mask mode.
- 2) CBRS operation determines binary boundaries in the SAM.
- CBR operation resets the boundaries. 3) PFP stands for pipelined fast page mode

RAM PORT OPERATION

1. READ WRITE FUNCTION : RW

The TC528267 is equipped with the read write function which is identical to the conventional dynamic RAM's one and supports read, early write, \overline{OE} controlled write and read-modify-write cycles as shown in the timing charts. Extended fast page and pipelined page modes are also available with the read write cycles by performing multiple \overline{CAS} cycles during a single active \overline{RAS} cycle, a page.

44/62

1.1 EXTENDED FAST PAGE MODE

Extended fast page mode allows faster access to the memory in an actual system than the conventional fast page mode. An output data remains valid after the \overline{CAS} signal goes high to prepare the next output data. Thus, the system has longer period to read the data from the RAM. Read, write and read-modify-write cycles are available during the extended fast page mode.

2. WRITE-PER-BIT (MASKED WRITE) FUNCTION : RWM

The write-per-bit (masked write) function selectively controls the internal write enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held "low" at the falling edge of \overline{RAS} , during the RWM cycle, the write mask is enabled. At the same time, the mask data on the Wi/IOi pins is latched into the write-mask register. The I/O mask data maintains in a single \overline{RAS} cycle, a page (New Mask Mode). When a load mask register function (LMR) is performed, the write mask data on the Wi/IOi pins is latched into the write-mask register. After the LMR operation, the data at the falling edge of \overline{RAS} during the RWM cycle is ignored and the I/O mask data that was stored in the write-mask register is used (Old Mask Mode) until the mode is reset by CBR operation. The truth table of the write-per-bit function is shown in Table 2.

	At the	falling edg	e of RAS	Write Mark Danister	F or the s	
CAS	DT/OE	WB/WE	W _i /IO _i (i=1~8)	Write Mask Register	Function	
		T	1	←	Write Enable	
нн	Ŧ		H L	т	0	←
		п		*	1	Write Enable
				*	0	Write Disable (Old Mask)

Table 2. Truth table for write-per-bit function

Note: * = 1 or 0, $\leftarrow =$ The data on Wi/IOi is latched.


3. BLOCK WRITE AND MASKED BLOCK WRITE : BW & BWM

Block write is a special RAM port write operation which, in a page, allows for the data in the color register to be written into 4 consecutive column address locations starting from a selected column address in a selected row. The block write operation can be selectively disabled on an I/O basis and a column mask capability is also available.

TC528267

A block write cycle is performed by holding \overline{CAS} , $\overline{DT}/\overline{OE}$ "high" and DSF1 "low" at the \overline{RAS} falling edge and by holding DSF1 "high" at the \overline{CAS} falling edge. If the DSF signal is "low" at the \overline{CAS} falling edge, a read write operation will occur. Therefore, a combination of block write, read and write operations can be performed during a fast page mode cycle. The state of $\overline{WB}/\overline{WE}$ input at the falling edge of \overline{RAS} determines whether or not the I/O mask is enabled ($\overline{WB}/\overline{WE}$ must be "low" to enable the I/O mask, BMW mode or "high" to disable it, BW mode). The I/O mask is provided on the Wi/IOi input at the \overline{RAS} falling edge. After LMR operation, however, the old mask is used for the I/O mask function. The column mask data on the Wi/IOi input must be provided at the \overline{CAS} or $\overline{WB}/\overline{WE}$ falling edge whichever is late, while the seven most significant column address (A2C-A8C) are latched at the falling edge of \overline{CAS} .

An example of the block write function is shown in Figure 1 with a mask on W_3/IO_3 , W_4/IO_4 , W_6/IO_6 , W_8/IO_8 and column 1. The block write is most effective for window clear and fill operation in frame buffer applications.



*1	*2	Mask Mode
1	Don't Care	No Mask Mode
0	WM1	New Mask Mode
0	Don't Care	Old Mask Mode

***3 COLUMN SELECT**


W1/IO1 - Column 0 (A1C=0, A0C=0
W2/IO2 - Column 1 (A1C=0, A0C=1
W ₃ /IO ₃ - Column 2 (A1C=1, A0C=0
W ₄ /IO ₄ - Column 3 (A1C=1, A0C=1

4. FLASH WRITE : FWM

Flash write is also a special RAM port operation which in a single \overline{RAS} cycle, allows for the data in the color register to be written into all the memory locations of a selected row. Each bit of the color register corresponds to one of the DRAM I/O blocks and the flash write operation can be selectively controlled on an I/O basis in the same manner as the write-per-bit operation.

A flash write cycle is performed by holding \overline{CAS} "high", $\overline{WB}/\overline{WE}$ "low" and DSF1 "high" at the falling edge of \overline{RAS} . The mask data must also be provided on the Wi/IOi inputs in order to enable the flash write operation for selected I/O blocks. After a LMR operation, however, the old mask in the mask register is used for the I/O block masking.

Flash write is most effective for fast plane clear operations in frame buffer applications. Selected planes can be cleared by performing 512 flash write cycle and by specifying a different row address location during each flash write cycle. Assuming a cycle time of 130ns, a plane clear operation can be completed in less than 66.6 µsec.



*	Mask Mode		
Mask Data	New Mask Mode		
Don't Care (H or L)	Old Mask Mode		

TOSHIBA CORPORATION

5. PIPELINED FAST PAGE MODE : RWM (P), BWM (P), RW (P), BW (P)

Pipelined fast page mode allows much faster access to the memory than the conventional page mode. Read, write and block write cycles are available at the pipelined fast page mode timings.

A pipelined fast page mode is performed by holding DSF2 "high" at the falling edge of \overline{RAS} . A pipelined fast page read, write and block write operations can run at 30ns cycle time for 70ns version. Also, those mode can be selected every \overline{CAS} cycle by the status of $\overline{DT/OE}$, $\overline{WB/WE}$ and DSF1 pin. There are, however, penalties on the performance as follows :


- (1) Two CAS cycles are required for the read operation. The fast access, hence, takes longer than page mode. Also, one CAS cycle is needed to read out the data before the write cycle starts in the same page.
- (2) One dummy cycle is needed to complete the write and block write operation. The cycle is, thus, needed between the write and the read operation and is required before the page ends.

A system designer needs to carefully estimate the system performances with the pipelined page mode and the conventional page mode in order to decide which mode should be used.

6. LOAD (OLD) MASK REGISTER : LMR

The TC528267 has an on-chip 8 bit write-mask register which provides the I/O mask data during the masked functions such as the write-per-bit (RWM), masked block write (BWM), flash write (FWM) and write transfer (MWT, MSWT) functions. Each bit of the write-mask register corresponds to one of the DRAM I/O blocks. After the mask data is specified in the write-mask register by using the load mask register (LMR) cycle, the old mask mode is invoked during the masked functions. The I/O mask data in the write-mask register maintains until another LMR operation is performed during the old mask mode. The LMR cycle is initiated by holding CAS, DT/OE, WB/WE and DSF1 "high" at the falling edge of RAS and by DSF1 "low" at the falling edge of CAS. The data presented on the Wi/IOi lines are subsequently latched into the write-mask register at the falling edge of either CAS or WB/WE, whichever occurs later. The old mask mode is reset to the new mask mode by a CAS before RAS refresh cycle (CBR). During the LMR cycle, the memory calls of the row address which is latched at the falling edge of RAS are refreshed.





CBR Cycle

7. LOAD COLOR REGISTER : LCR

The TC528267 is provided with an on-chip 8-bits register (color register) for use during the block write or flash write function. Each bit of the color register corresponds to one of the DRAM I/O blocks. The load color register cycle is initiated by holding \overline{CAS} , \overline{WB}/WE , $\overline{DT}/\overline{OE}$ and DSF1 "high" at the falling edge of \overline{RAS} . The data presented on the Wi/IOi lines is subsequently latched into the color register at the falling edge of either \overline{CAS} or \overline{WB}/WE , whichever occurs later. During the load color register cycle, the memory cells on the row address latched at the falling edge of \overline{RAS} are refreshed.

8. REFRESH

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of 512 rows in the DRAM array within the specified 8 ms refresh period. The TC528267 supports the conventional dynamic RAM refresh operations such as \overline{RAS} only refresh, \overline{CAS} before \overline{RAS} refresh and hidden refresh.

8.1 CAS before RAS Refresh and Option Reset : CBR

The CBR cycle reset the following functions, performing the \overline{CAS} before \overline{RAS} refresh operation at the same time.

- To reset the old mask mode to the new mask mode for the masked functions.
- · To reset the stop register and remove the binary boundaries for the split SAM operation,

The systems which implement neither the old mask mode nor the binary boundary in the SAM is recommended to use the CBR cycle for refresh operation.

49/62

8.2 CAS before RAS Refresh : CBRN

The CBRN cycle performs only the \overline{CAS} before \overline{RAS} refresh operation. The systems which implement either the old mask mode or the binary boundary in the SAM usually use the CBRN cycle for refresh operation except for at the required stop register set or option reset cycles. The CBRN cycle must not be used during the initialization after power-up,

8.3 CAS before RAS Refresh and Stop Register Set : CBRS

The CBRS cycle sets the stop register to place binary boundaries in each falf SAM, performing the \overline{CAS} before \overline{RAS} refresh operation at the same time. The CBRS cycle is initiated by \overline{CAS} holding "low" and by \overline{WB} /WE and DSF1 "high" at the falling edge of \overline{RAS} . At the same time the data on the address pins, $A_0 - A_8$ is latched and the binary boundaries in each half SAM will be available when a split transfer operation is performed,





Figure 4 . Stop Register and Binary Boundary Location



NOTE

OE control of Extended Fast Page mode Read cycle

When \overline{OE} is toggled while \overline{CAS} is "Low" level in fast page mode read cycle, the same data is valid on WI/ O. However, the data will not be valid when \overline{OE} goes low with \overline{CAS} high condition. The data will come out in following \overline{CAS} cycle. Such a \overline{OE} control have to satisfy t_{OEP} (10ns min), t_{ECS} (10ns min), t_{ECH} (10ns min). Please refer following Figure.



DATA TRANSFER OPERATION

The TC528267 features two types of internal bidirectional data transfer capability between the RAM and the SAM, as shown in Figure 5. During a normal transfer, 512 words by 8 bits of data can be loaded from RAM to SAM (Read Transfer) or from SAM to RAM (Write Transfer), During a split transfer, 256 words by 8 bits of data can be loaded from the lower / upper half of the RAM into the lower / upper half of the SAM (Split Read Transfer) or from the lower/upper half of the SAM into the lower/upper half of the RAM (Split Write Transfer). The normal transfer and split transfer modes are controlled by the DSF1 input signal




Figure 5. (a) Normal Transfer

(b) Split Transfer

TC528267

	R	AS L		Mnemonic	Turnet M 1	Transfer	Transfer	SAM Port Mode
CAS	DT/OE	WB/WE	DFS1	Code	Transfer Mode	Direction	Bit	
н	L	н	L	RT	Read Transfer	$RAM \rightarrow SAM$	512x8	Input \rightarrow Output
н	L	L	L	WT	Write Transfer (New/Old Mask)	SAM \rightarrow RAM	512x8	Output \rightarrow Input
н	L	Н	Н	SRT	Split Read Transfer	$RAM \rightarrow SAM$	256x8	Not changed
н	L	L	н	SWT	Split Write Transfer (New/Old Mask)	SAM \rightarrow RAM	256x8	Not changed


Table 3. shows the truth table of each Transfer Modes

9. READ TRANSFER CYCLE : RT

A read transfer consists of loading a selected row of data from the RAM array into the SAM register. A read transfer is invoked by holding \overline{CAS} "high", $\overline{DT/OE}$ "low" $\overline{WB/WE}$ "high" and DSF1 "low" at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row to be transferred into the SAM. At the same time, the SAM port is set into the output mode. The start address of the serial pointer of the SAM (TAP address) is determined by the column address selected at the falling edge of \overline{CAS} . By doing a tight timing control between the $\overline{DT/OE}$ rising edge and SC falling edge, a real time read transfer operation can also be performed.

Figure 6 shows the operation block diagram for read transfer operation.

Figure 6. Block Diagram for Read Transfer Operation



In a read transfer cycle (which is preceded by a write transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{DT}/\overline{OE}$ and the falling edge of \overline{RAS} and \overline{CAS} , as shown in READ TRANSFER CYCLE timing chart.

TOSHIBA CORPORATION

52/62

10. WRITE TRANSFER CYCLE : WT

A write transfer cycle consists of loading the content of the SAM register into a selected row of the RAM array. The write transfer is invoked by holding \overline{CAS} "high", $\overline{DT/OE}$ "low", $\overline{WB/WE}$ "low", and DSF1 "low" at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of \overline{CAS} determines the start address of the serial pointer of the SAM (TAP address). After the write transfer is completed, the SIO lines are set in the input mode so that serial data synchronized with the SC clock can be loaded.

The write transfer is selectively controlled per RAM I/O block by setting the mask data on the Wi/IOi lines at the falling edge of \overline{RAS} (some as in the write-per-bit operation). Before the serial clock starts loading the data into the SAM through SIO pins, the write transfer operation with all I/O blocks disabled must be performed in order to change the SAM port from output. Please note that the conventional pseudo write transfer is not available in the TC528267. The mask function is switched between the new and old mask mode by the LMR and CBR cycle.





Figure 7. Block Diagram for Write Transfer Operation

When consecutive write transfer operations are performed, new data must not be written into the serial register until the \overline{RAS} cycle of the preceding write transfer is completed. Consequently, the SC clock must be held at a constant V_{IL} or V_{IH} during the \overline{RAS} cycle. A rising edge of the SC clock is only allowed after the specified delay t_{SRD} from the rising edge of \overline{RAS} , at which time a new row of data can be written in the serial register.

11. SPLIT READ TRANSFER CYCLE : SRT

A split read transfer consists of loading 256 words by 8 bits of data from a selected row of the half RAM array into the corresponding half SAM in stand-by mode. Serial data can be shifted out of the other half of the SAM in active mode simultaneously, as shown in Figure 8. The most significant column address (A8C) is controlled internally to determine which half of the SAM will be reloaded from the RAM array. During the split read transfer operation, the RAM port control signals do not have to be synchronized with the serial clock SC, thus eliminating the timing restrictions as in the case of real time read transfers. Prior to the execution of the split read transfer operation, a (normal) transfer operation must be performed to determine the absolute tap address location. QSF is an output that indicates which half of the SAM is in the active state.

QSF changes state when the last SC clock is applied to the active SAM, as shown in Figure 9.








Figure 9. Example of Consecutive Read Transfer Operations

12. SPLIT WRITE TRANSFER : MSWT

A split write transfer is the similar function to the split read transfer. The difference is that the transfer direction is from the stand-by half SAM into a selected row of the corresponding half RAM array. Also, serial data can be shifted into the other half of the SAM simultaneously, as shown in Figure 10. New and old mask capability is supported in the MSWT cycle as is in the write transfer operation. Prior to the execution of the split write transfer operation, a write transfer operation, in which all I/O blocks are usually disabled, must precede to switch the SAM port from output mode to input mode and to set the initial TAP location for the serial input operation.




Figure 10. Block Diagram for Split Write Transfer





Figure 11. Example of Consecutive Write Transfer Operations


NOTES

(1) Transfer operation without \overline{CAS} .

The SAM tap location is undefined if \overline{CAS} is maintained at a constant "high" level during a transfer cycle. A transfer cycle with \overline{CAS} held "high" is, hence, not allowed.



(2) In the case of multiple split transfers performed into the same half SAM, the tap location specified during the last split transfer, before QSF toggles, will prevail, as shown below.



(3) Split transfer operation allowable period.

Figure 12 illustrates the relationship between the serial clock SC and the special function output QSF during split read / write transfers and highlights the time periods where split transfers are allowed, relative to SC and QSF. A split transfer is not allowed during to $t_{STH} + t_{STS}$. In the case that the CBRS operation is executed and the binary boundary in each half SAM is set or updated, an additional period is applied, as shown in Figure 12.





Figure 12. Split Transfer Operation Allowable Periods

The stop register and binary boundary are explained in the CBRS operation and the SAM port operation.

(4) A normal transfer (read/write) may be performed following split transfer operation provided that a t_{STS} minimum delay is satisfied after the QSF signal toggles.



(5) Binary-Boundary SET/RESET Cycle Timing.

When the address counter of serial-access-memory (SAM) pointed as the last address of each boundary address. (15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255, 271, 287, 303, 319, 335, 351, 367, 383, 399, 415, 431, 447, 463, 479, 495, 511), the boundary-set or change by CBRS-cycle or the boundary-reset by CBR-cycle may cause the unexpected operation of SAM counter or QSF status.


If the system design with these timing is required. Please contact to our local sales office.

SAM PORT OPERATION

The TC528267 is provided with 512 words by 8 bits serial access memory (SAM) which can be operated in the single register mode or the split register mode. High speed serial read or write operations can be performed through the SAM port independent of the RAM port operation.

13. SINGLE REGISTER SERIAL READ OPERATION

Serial data can be read out of the SAM port after a read transfer has been performed. The read transfer operation changes the SAM port to the output mode. At every rising edge of the serial clock, the data is read out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit, as illustrated below. Subsequent real-time read transfer may be performed on-the-fly as many times as desired.




14. SINGLE REGISTER SERIAL WRITE OPERATION

During the serial write operation, the data is written into the SAM at every rising edge of the serial clock. A write transfer cycle, at which all I/Os are usually masked, must be performed to change the SAM port to the input mode. The tap location, which is the start address of the serial write, is set by the column address at the falling edge of \overline{CAS} . After the data is filled in the SAM, the serial clock must stop toggling and a write transfer cycle is subsequently used to load the SAM data into the RAM selected by the row address at the falling edge of \overline{RAS} . The tap address is set during the same cycle for the next serial write opration.

15. SPLIT REGISTER MODE


The split register mode realizes continuous serial read or write operation. The data can be shifted into or out of one half of the SAM while a split read or write transfer is being performed on the other half of the SAM. Thus, the tight timing control at a real time read operation is eliminated with the split read operation. A normal read / write transfer operation must precede any split read/write transfer operation in order to set the SAM port into output mode or input mode, as the split read or write transfer operations will not change the SAM port mode. Also, a CAS before RAS refresh and stop register set cycle (CBRS) can be performed to specify the binary boundaries in the SAM.

In the split register mode, serial data can be read from or written into one of the split registers starting from any of the 256 tap locations. The data is read or written sequentially from the tap location to the most significant bit (255 or 511) of the first split SAM and then the SAM pointer moves to the tap location selected for the second split SAM to read or write the data sequentially to the most significant bit (255 or 511) and finally wraps around to the least significant bit, as illustrated in the example below.



16. SPLIT REGISTER MODE WITH BINARY BOUNDARY

After a CBRS cycle is performed, the binary boundary, which is stated in 8.3. CAS before RAS refresh and stop register set, is set when a SRT cycle is performed. The serial data is read from or written into one half of the SAM starting the tap location to the next binary boundary, while another SRT cycle is performed. Then, the SAM pointer moves to the tap location in the other half SAM and the data is read from or written into the half SAM sequentially. If any SRT operation is not performed before the next boundary, the SAM pointer does not jump to the other half SAM, as illustrated in Figure 12.



.Figure 12. Operation of Split Register Mode with Binary Boundary

The binary boundary is reset by a CBR cycle and the SAM operation mode returns to the normal split register mode, as shown in Figure 13.

Fig. 14 shows the relation between CBR and SC on binary-boundary-reset. When Nth SC clock accesses old binary address is reset and (N + 1)th SC clock accesses old boundary address (old stop address) + 1 on the same split SAM, not jump to TAP address.




Figure 13. Binary Boundary Reset




Figure 14. CBR and SC relation of binary-boundary-reset

In an actual system which uses the binary boundary a CBRS cycle is executed to determine a type of the boundary location. Then, a normal RT transfers a row of data into the SAM and set the initial tap location at the same time. An SRT cycle follows it before the SAM pointer reaches to the boundary location. The SRT cycle makes the binary boundary jump effective, as illustrated in Figure 15.




Figure 15. Binary Boundary Jump Set Sequence

There are additional timing specifications, t_{TSAA} and t_{SAAT} to determine the period that does not allow a split transfer, as illustrated in Figure 16.




Figure 16. Timing Specification to allow SRT operation

POWER-UP

Power must be applied to the \overline{RAS} and $\overline{DT}/\overline{OE}$ input signals to pull them "high" before or at the same time as the V_{CC} supply is turned on. After power-up, a pause of 200 µseconds minimum is required with \overline{RAS} and $\overline{DT}/\overline{OE}$ held "high". After the pause, a minimum of 8 CBR dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{DT}/\overline{OE}$ signal must be held "high".

INITIAL STATE AFTER POWER-UP

When power is achieved with \overline{RAS} , \overline{CAS} , $\overline{DT/OE}$ and $\overline{WB}/\overline{WE}$ held "high", the internal state of the TC528267 is automatically set as follows.


However, the initial state can not be guaranteed for various power-up conditions and input signal levels. Therefore, it is recommended that the initial state be set after the initialization of the device is performed (200 µseconds pause followed by a minimum of 8 CBR cycles) and before valid operations begin.


	State after power-up		
SAM port	Input Mode		
QSF	High-Impedance		
Color Register	all "0"		
Write Mask Register	Write Enable		
TAP pointer	Invalid		
Stop Register	Default Case		

· INTEGRATED CIRCUIT

TECHNICAL DATA

OUTLINE DRAWING (SOJ40 - P - 400)








INTEGRATED CIRCUIT

TOSHIBA

TECHNICAL DATA



TEN. Rev. 8-8 TOSHIBA CORPORATION

TC5282671/SZ/FT/TR


TOSHIBA

INTEGRATED CIRCUIT


۰.

TECHNICAL DATA

OUTLINE DRAWING (TSOP44 - P - 400C)



9097248 0027968 617 🔳



 0.5 ± 0.1

TC528267J/SZ/FT/TR-TEN. Rev. 8-8