Jump to content

documentation/terminology and specifications: Difference between revisions

From 3DO Development Repo
mNo edit summary
mNo edit summary
Line 1: Line 1:
{{DISPLAYTITLE: Terminology and Specifications}}
{{DISPLAYTITLE: Terminology and Specifications}}
{| class="wikitable sortable"
{| class="wikitable sortable"
!Term
! style="width: 15%;" | Term
!Description
!Description
|-
|-
Line 8: Line 8:
|-
|-
|ARM60
|ARM60
|The ARM CPU used in the 3DO Opera. Retail system runs the CPU at 12.5Mhz (1/4th the main 50Mhz clock). See arm.
|The ARM CPU used in the 3DO Opera. Retail system runs the CPU at 12.5Mhz (1/4th the main 50Mhz clock).
|-
|-
|CEL
|CEL
Line 26: Line 26:
|-
|-
|AMY
|AMY
|
|-
|Expansion Interface
|
|
|-
|-
Line 52: Line 55:
|The name of the proprietary operating system used by the 3DO Opera and later 3DO M2 systems.
|The name of the proprietary operating system used by the 3DO Opera and later 3DO M2 systems.
|-
|-
|Slowbus
|SlowBus
|
|
|-
|-
Line 141: Line 144:
|SYSRAM
|SYSRAM
|
|
|-
|M25M
|The main system clock. 25Mhz. Coming from the main oscillator divided by 2.
|-
|-
|Tick
|Tick
|
|1 cycle of the main clock, M25M.
|-
|-
|Vick
|Vick
|
|1 period of the video clock, V25M.
|-
|V25M
|The video clock. Nominally 24.5454Mhz. Twice the Pixel Clock.
|-
|Pixel Clock
|Nominally 12.2727MHz.
|-
|MCLK
|The CPU Master Clock of 12.5Mhz.
|-
|-
|RGB444
|RGB444

Revision as of 00:29, 14 August 2025

Term Description
ARM Formerly “Advanced Risc Machines”. The designer of the CPU used in the 3DO Opera.
ARM60 The ARM CPU used in the 3DO Opera. Retail system runs the CPU at 12.5Mhz (1/4th the main 50Mhz clock).
CEL (Sometimes referred to as a “sprite”)
CEL Engine
MADAM
CLIO
ANVIL
AMY
Expansion Interface
PLUT
CLUT
DRAM
VRAM
NVRAM
FENCE
Opera The code name for the original ARM based 3DO console hardware.
Portfolio The name of the proprietary operating system used by the 3DO Opera and later 3DO M2 systems.
SlowBus
SlipStream
LRFORM
Packed
Coded (also referred to as “normal”)
Uncoded (also referred to as “linear”)
PPMP
PIXC
CCoB (sometimes referred to as SCoB)
Clipping
DSP/DSPP
DIPIR
UNCLE
REGIS
DMA
BPP
CCARF (also may be referred to as “SCARF”)
CFBD
VDL
DMANFW
D-mode
IPN
IPS
MUNKEE
PIN
PIP
Regis Filbin
SPORT
SVF
SYSRAM
M25M The main system clock. 25Mhz. Coming from the main oscillator divided by 2.
Tick 1 cycle of the main clock, M25M.
Vick 1 period of the video clock, V25M.
V25M The video clock. Nominally 24.5454Mhz. Twice the Pixel Clock.
Pixel Clock Nominally 12.2727MHz.
MCLK The CPU Master Clock of 12.5Mhz.
RGB444
RGB555